

CLAIMS:

1. A backplane comprising an array of electrical or electronic elements and at least one separate spacer which rises higher over the backplane than said array, and comprises at least two layers essentially of the same material and occurring in the same order as is found in at least one of the electrical or electronic elements.
2. A backplane according to claim 1 wherein the backplane is a semiconductor backplane.
3. A backplane according to claim 1 or claim 2 wherein the spacer comprises a series of more than two said layers.
4. A backplane according to any preceding claim wherein at least one of said two layers is modified in one of said spacer and said electrical or electronic element relative to the other of said spacer and said electrical or electronic element.
5. A backplane according to any preceding claim wherein all the layers in the spacer correspond in material and order to those found in the said at least one electrical or electronic element.
6. A backplane according to any preceding claim wherein the spacer is overall electrically insulating between top and bottom.
7. A backplane according to any preceding claim wherein there is a plurality of said spacers distributed over the backplane.
8. A backplane according to claim 7 wherein at least some of the spacers are regularly distributed over the array.
9. A backplane according to claim 7 or claim 8 wherein the array provides a plurality of addressable locations, and each location has at least one said spacer associated therewith.

Solo A3

5

10034652, 020002

Sub
A-1 15

15

Sub.
AS

20

19. A backplane according to any preceding claim wherein the top surface thereof is treated in a manner to induce liquid crystal alignment.

17



Sub
AS
Concluded

21. A backplane according to any preceding claim wherein at least some of the spacers are located externally of the array.

22. A backplane according to any preceding claim wherein the array is connected to other circuitry formed on the backplane but spaced from the array by a lane.

5 23 A backplane according to claim 21 and claim 22 wherein said externally located spacers are located in said lane.

24. A backplane according to claim 22 or claim 23 wherein the said lane is of sufficient width to permit the presence of an adhesive sealing strip without substantial contact with the array and said other circuitry.

10 25. A backplane according to any one of claims 22 to 24 wherein the width of the lane is least 500 microns.

26. A backplane according to claim 25 wherein the width of the lane is least 1500 microns.

Sub
AS
20020220 2594800T

15 27. A backplane according to any one of claims 22 to 26 wherein the said circuitry connected to the array comprises logic for addressing elements of the array.

28. A method of producing a backplane as defined in any preceding claim, wherein processes used for making parts of at least one said element are also used simultaneously to form parts of said spacers.

20 29. A method of producing a backplane having at least one region containing an array of electrical or electronic elements, wherein the processes used for making parts of at least one said element are also used simultaneously to form parts of spacers on the backplane laterally spaced from said elements.

30. A method according to claim 29 wherein said backplane is a semiconductor backplane.

56
87

31. A method of producing a backplane according to claim 29 or claim 30 wherein the spacers comprise at least two layers of substantially the same material and occurring in the same order as is found in at least one said electrical or electronic element.

5 32. A cell comprising a backplane as defined in any one of claims 1 to 26 and an opposed electrode sealed thereto in spaced relation.

33. A cell according to claim 31 wherein liquid crystal material is located between the electrode and the backplane.

34. A cell according to claim 33 wherein the liquid crystal material has a smectic phase.

10084652.022802